EnglishNederlandsDeutsch
  • Home
  • About
  • Services
    • Signal Integrity analysis
    • PCB layout
    • Thermal analysis
    • Power Integrity analysis
    • Timing analysis
    • DFM/DFA verification
    • EMC verification
    • Library creation/verification
    • EDA design support
    • IBIS Resources
  • Engineering
    • Product design
    • Electronic design
    • Embedded software design
    • FPGA Design
    • Type Approval
    • Application Software Design
  • Products
    • Tracy
    • Reference design
    • Product Development Studio
    • Board Development Studio
    • IBIS Development Studio
    • Training
  • Downloads
  • Contact us

  • Consumer
  • Industrial
  • Military
  • Medical

Downloads

Sintecs Applications

Download IBIS Development Studio free version

Download Board Development Studio Trial version

Applications Registration

 

Sintecs Publications & Articles

AC Termination

Paralell Termination

Series Termination

Thevenin Termination

News

  • Sintecs launches new website
  • Sintecs in the local press

Events

  • Mentor Graphics Solutions Expo 2010
    October-November 2010
  • Signal Integrity and High Speed Methodology Training
    08-10 November
  • Mentor Graphics User2User 2010
    14-15 October 2010, Munich, Germany
  • HET Instrument 2010
    28 of September – 1 of October 2010
  • Site Map
  • Terms and Conditions
  • Career
  • Partners
  • News
  • Events
  • Contact Us

+ 31 (0)74 2555 713   info@sintecs.nl